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Abstract
ThispaperdescribesCAS-BUS,aP1500compatibleTest
Access Mechanism for Systems on a Chip. The TAM archi-
tectureis madeup of a Core AccessSwitch (CAS) and a test
bus. The TAM characteristics are its ﬂexibility, scalability
andreconﬁgurability. ACASgeneratorhasbeendeveloped,
and some results are providedin the paper.
1 Introduction
The design of highly complex systems on single chips
has been the new challenge faced by the design community
for some years. Driven in one hand by the technological
need for high-speed and large bandwidth applications and
in the other handby thecommercial pressurefor short time-
to-market, the demandfor systems-on-a-chip(SoCs) can be
met thanks to the spectacular progresses in chip integration
capacities, together with the availability of existing, highly
specialized,hardwareandsoftware cores. Theselibraries of
IP cores,either availablein-houseor commercializedonthe
market, are reused by embedding them into a single system
chip, conceptually in the same way as integrated circuits
were connectedon PCBs.
However, while system geometry shrinking and design
reusing allow impressive gains, SoC testing faces new set
of problems, among which we can identify:
- testing cores with different functionnalities, coming
from different companies,
- accessing cores from the system primary inputs and
outputs,
- controlling whole SoC test process.
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Solving theseproblems needsnew types of test architec-
tures,abletomanagethetestof upto100million transistors
coreswhileallowingthehighfault coveragerequiredbefore
signing off a design to manufacturing. Moreover, highly
standardized solutions are needed in such a context. The
efforts of an IEEE working group [1] have resulted in the
P1500 standard proposal of a core test architecture, which
main elements are, in its current developmentstatus:
- test sources to generate the cores test stimuli and test
sinks to compare the test responsesto the expectedones.
-ATest Access Mechanism (TAM) in charge of trans-
porting test data between sources,cores and sinks.
-Acoretest wrapper[2] which isthe interface between
the embeddedcore and the TAM. Through different modes,
it provides test functions at the core terminals.
The major effort of the working group focuses on the
wrapper standardization problem, while source, sink and
TAM design is left to the system designer. TAM architec-
tures can be based on the use of the system bus [3] or on a
speciﬁc test bus [4], [5].
InthispaperweproposeaP1500compatibleTAMarchi-
tecture, named CAS-BUS, which falls into the secondcate-
gory. It is highly ﬂexible, scalable and dynamically recon-
ﬁgurable. TheCAS-BUScanbeconnectedtoeitherinternal
and external sources and sinks (BIST or off-chip TPG). In
addition, it supportshierarchical corearchitectures,where a
core can itself embed other cores. More details on SoC test
can be found in [6], [7] and [8].
2 The CAS-BUS architecture
TheTAMarchitecturewepropose(ﬁgure1)iscomposed
by two main elements:
-ACore Access Switch (CAS) which is a simple con-
troller connected to each testable core through the P1500Sys-inter
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Figure 1. The CAS-BUS architecture
wrapper at its test terminals,
-Atest bus which is a set of wires transporting serial
test data through the SoC and connecti ng CASes to each
other.
When the system busis wrappeditself by a P1500wrap-
per, it also has its dedicated CAS.
Let N be the width of the test bus, and P the number of
test pins for a given core. N is greater or equal to 1 and
P is lower or equal to N. The CAS chooses among the N
wires composingthe test bus the P wires which will be con-
nected to the test pins of the core. P depends on the core
test method:
- For scannablecores, P is the number of integrated scan
chains (ﬁgure 2 (a)),
- For BISTed cores, P is generally equal to 1 (ﬁgure 2
(b)),
- For cores tested using external sourcesand sinks, P de-
pendson the nature of thesesourceandsink, e.g. P=1 when
the source is a simple LFSR and the sink a simple MISR
(ﬁgure 2 (c)),
- For hierarchical cores, we consider that internal cores
can be CASed, and in this conﬁguration P is equal to the
width of the internal test bus (ﬁgure 2 (d)).
All test control signals, either for the CAS or for the
testable cores,are connectedto a central SoC test controller
which is in charge of synchronizingtest data and control.
3 CAS architecture
The CAS is a simple conﬁgurable switcher which con-
nects P wires out of the N test bus wires to the core test
input terminals (e.g. scan-in inputs) and collects P wires
from the core test output terminals (e.g. scan-out outputs),
in order to connect them to the test bus. The connection to
the test bus is made through the
e
i inputs and
s
i outputs,
while the connection to the target core is made through the
o
i and
i
i tri-stated outputs and inputs. Figure 3 details the
CAS architecture, where we can identify:
-A ninstruction register, used to initialize the adopted
switching scheme. The width of this register obviously de-
pends on N and P values. When all the instruction register
bits are 0, the CAS is in a BYPASS mode, thus no test bus
wire is connected to the core. The instruction registers of
all the CASes are connected to each other through the ﬁrst
serial test bus wire (e0/s0) during the initialization phase,
-A nupdate mechanism to conﬁgure the N/P switcher,
- The N/P conﬁgurable switcher. In conﬁgura-
tion phase, the tri-stated switcher outputs and inputs are
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Figure 2. Test types supported by the CAS-BUS
switched to high impedance.
3.1 CAS functionl modes
The CAS has three functional modes:
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Figure 4. CAS modes
- The CONFIGURATION mode in which the instruc-
tion register is initialized (all
c
i are at 1) (ﬁgure 4 (a)).
The system test engineer may conﬁgure the wrapper in-
dependently, or may want to implement a tri-state mecha-
nism, which allows to conﬁgure at the same time the CAS
and the wrapper, by serially connectingthe CAS and wrap-
per instruction registers, while synchronizing control sig-
nalsof bothelementsthroughtheSoCtest controller (ﬁgure
3). The implementation of this mechanism is optional, but
when integrated, it simpliﬁes the overall SoC test architec-
ture conﬁguration during the testing process.
- The BYPASS mode, where all the test bus wires di-
rectly gothroughtheCASfrom
e
i inputstowards
s
i outputs
(ﬁgure 4(b)) (instruction: 000...0),
- The TEST mode in which the N/P switcher is conﬁg-
ured and the core is considered under test. Each instruction
corresponds to a speciﬁc switch scheme. When P wires are
switched to the core, the N-P remaining wires bypass the
CAS (ﬁgure 4 (c)).
3.2 CAS Generation
The SoC test designer ﬁrst has to decidethe width of the
test bus(N) andthenumberof switchedwires for eachCAS
(P). A trade-off shouldbemadeonthevalueof N: thelarger
is the width of the test bus (N), the shorter is the overall
test time. In addition, the number of possible combinations
between N and P has a direct impact on the width of the
CAS instruction register.
In order to reduce the number of combinations and thus
the width of the instruction register, the following heuristic
has beendeﬁned: When an input
e
i is switched to an output
o
j, the corresponding
i
j CAS input is switched to the
s
i
output.
The use of this heuristic (ﬁgure 4 (c)) obviously limits
the width of the test bus path between a core and its CAS.
Thanks to this heuristic, we can completely construct a test
bus wire path from an e input to an s output with the same
control word (
c
0...
c
k).
Some other heuristics are used to limit the total number
mofcombinations,whichis equaltothenumberofrequired
control instructions for the CAS.
Thus, for m combinations, the width k of the instruction
register can be calculated using the formula :
k
=
d
l
o
g
2
(
m
)
e
3.3 Implementation and Results
A CAS architecture generator has been developed. It
takes as parameters the N and P values, and provides a
VHDL description of the CAS, which can be synthesized
with a commercial synthesis tool. This generator is writ-
ten in C, however,we haveconsideredanalternative way of
generation,which consistsin describinga CAS architecture
in generic VHDL.
In our experiments, we have synthesized various con-
ﬁgurations of CASes using the Synopsys Design Analyzer
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Figure 3. CAS architecture
tool. The resulting CAS architecture area is too small (ta-
ble 1) compared to the SoC total area (millions of transis-
tors) to inﬂuence the overall SoC test overhead. In fact, the
major part of the test overhead will mainly be caused by
the core internal DFT functionalities (including the P1500
wrapper). However,whenthe width of the test busbecomes
important, the induced CAS-BUS overhead can be signiﬁ-
cant. A good trade-off between test time, test requirements
and CAS-BUS overhead allows to choose an optimal width
for the test bus.
N P m k # of gates.
3 1 5 3 16
4 1 6 3 23
4 2 14 4 64
4 3 26 5 118
5 1 7 3 28
5 2 22 5 85
5 3 62 6 205
6 1 8 3 33
6 2 32 5 134
6 3 122 7 280
6 5 722 10 1154
8 4 1682 11 4400
Table 1. CAS synthesis results
It is important to note that the width of the CAS instruc-
tion register, even when it is large, does not affect the test
time, sincetheSOC testarchitectureconﬁgurationwill only
occur once at the beginning of a SoC testing session.
Moreover, two other ways to generate CASes are now
under study. The ﬁrst one consists in generating a highly
optimized gate level description. The second one, which
is much more optimized, considers a hardware architecture
basedon the use of pass transistors. These architectures are
not detailed in this paper, but ﬁrst experiments have shown
that they solve the CAS area problem for large width test
busses,even without restricting heuristics.
4 CAS-BUS Beneﬁts
The CAS-BUS has multiple advantages due to its ﬂexi-
bility, scalability, reconﬁgurability and dynamic aspect:
- Supporting different core test methods (Scan, BIST,
parallel test),
- Allowing the test of hierarchical cores without degrad-
ing performances in terms of reconﬁgurability and ﬂexibil-
ity,
- Thanksto the CAS reconﬁgurability, the CAS-BUS ar-
chitecture can be easily modiﬁed, evenduring test sessions,
in order to optimize test performances. A good collabora-
tionbetweenthetestdesignerandthetestprogrammerleads
to a goodtrade-off betweentest overheadand test time. For
example, in case of scannedcores, the test programmer can
balance the length of the scan chains within the test pro-
grams, in order to reduce the test time. In the same way,
SoC interconnect test time can be optimized when adopting
a good conﬁguration of the test chains,
4- In case of maintenance test, it is possible to test some
embedded cores while others are in normal functionning
mode. This is very usefulwhen, e.g.,an embeddedmemory
test is periodically required.
Compared to other approaches described in the litera-
ture, the CAS-BUS has the advantageof being independent
of any industrial proprietary SoC architecture. Moreover,
we propose an architecture where the TAM can be used
with any kind of wrappers (either proprietary or standard
to be deﬁned, e.g. the P1500 wrapper in its current status),
contrarily to approaches like [4], where the TAM and the
wrapper are closely merged, leaving few freedom of deci-
sion to the system integrator. On the contrary, the CAS-
BUS eases the SoC test architecture design by using plug-
and-play CAS modules.
5 Conclusion
A P1500 compatible reconﬁgurable TAM architecture
has been presented in this paper. It is characterized by
its ﬂexibility, scalability, reconﬁgurability, and dynamic as-
pect. The Core Access Switchers (CASes) and the test bus
are the main componentsof the proposedarchitecture. Tak-
ingintoaccountthetestfunctionalitieswithintheembedded
cores and the required test performances, the test designer
and the test programmer can make a decision concerning
the test bus width, which then allows the generation of the
reconﬁgurable CAS switchers.
Associated with a SoC central test controller, in charge
of test dataandcontrol synchronization,andwith theP1500
wrappers, the proposedCAS-BUS can offer a complete test
architecture for the SoC.
Different TAM architectures can be addressed, in se-
quentiel order, within the same test program, in order to
optimize test performances(time, pattern length, etc.). This
represents the main advantage of the proposed reconﬁg-
urable CAS-BUS architecture.
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